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A need is therefore identi?ed for an improved approach

METHOD FOR TESTING FIELD
PROGRAMMABLE GATE ARRAYS

for completing diagnostic testing of FPGAs.
SUMMARY OF THE INVENTION

This is a continuation-in-part application for US. patent
application Ser. No. 08/595,729, ?led Feb. 2, 1996 entitled
“Method for Testing Field Programmable Gate Arrays”.

Accordingly, it is a primary object of the present invention
to provide a method of testing FPGAs overcoming the
above-described limitations and disadvantages of the prior

TECHNICAL FIELD

The present invention relates generally to the ?eld of
testing of integrated circuit devices and, more particularly, to
a method of diagnostic testing applicable to ?eld program
mable gate arrays.

art.

Another object of the present invention is to provide a
10

advantageously alloWing off-line testing at both the manu

facturing and system levels.

BACKGROUND OF THE INVENTION

A ?eld programmable gate array (FPGA) is a type of
integrated circuit consisting of an array of programmable

method of testing FPGAs that exploits the reprogrammabil
ity of the FPGAs to create built-in self-test (BIST) logic

15

logic blocks interconnected by programmable routing

Yet another object of the present invention is to provide a

simple and improved method of testing FPGAs Wherein the
FPGAs are temporarily programmed for built-in self-testing
and the need to provide separate test circuitry on the FPGA
is eliminated. Advantageously, this reduces area overhead
alloWing the use of smaller FPGAs With substantially faster

resources and programmable I/O cells. Programming of
these logic blocks, routing resources and I/O cells is selec
tively completed to make the necessary interconnections that
establish a con?guration thereof to provide desired system
operation/function for a particular circuit application.
Of course, it is desirable to complete diagnostic testing of
all types of integrated circuits including FPGAs in order to

system operating times for a given system function.
Yet another object of the present invention is to provide a
BIST approach for testing FPGAs alloWing both manufac
turing and ?eld level testing of digital systems that is

check the functionality of the various programmable logic

particularly advantageous; providing high fault coverage
testing at the system operating frequency. Accordingly,

blocks, routing resources and I/O cells of the FPGAs. Since

diagnostic run time is reduced and diagnostic softWare

FPGAs are programmable, hoWever, the diagnostic testing

development is simpli?ed. The reduction in the diagnostic

thereof is complicated by the need to cover all possible
modes of operation and even many non-classical fault

run time advantageously results in the reduction in the mean

models (faults effecting the programmable interconnect

effectively functions to increase system availability and,
therefore, overall system productivity. Of course, the reduc

time necessary to repair the system being tested. This

netWork, delay faults, etc.).
In past diagnostic testing approaches, special test transis
tors and circuits have been added to each FPGA integrated
circuit. These additional test transistors and circuits increase
the complexity and space requirements or “area overhead”
of the FPGAs. In fact, the siZe of the FPGAs is typically
increased betWeen 10—30% in order to accommodate the

35

built-in test circuitry and signi?cant delay penalties in the
operating speed of the FPGAs result.

tions in the time necessary to develop the diagnostic code
also advantageously result in reduced development cost and
system overhead.
Additional objects, advantages and other novel features of
the invention Will be set forth in part in the description that
folloWs and in part Will become apparent to those skilled in
the art upon examination of the folloWing or may be learned

With the practice of the invention. The objects and advan
tages of the invention may be realiZed and obtained by

It should further be noted that in current state of the art

testing procedures, tests are generated manually by con?g

means of the instrumentalities and combinations particularly

uring the FPGAs into several application circuits. The

pointed out in the appended claims.

FPGAs so con?gured are then exercised With test vectors

developed speci?cally for each application circuit. Since

To achieve the foregoing and other objects, and in accor
45

these circuits all share the same set of faults, FPGAs are
rejected even if a fault is detected in only one of their
circuits.

dance With the purposes of the present invention as
described herein, a neW and improved method is provided
for testing FPGAs. The method may be broadly de?ned as

including the steps of con?guring the programmable logic

While this is an effective testing procedure, it does suffer
from a number of draWbacks. For example, since all the
application circuits must be simulated to complete testing
for stuck-at faults, fault simulation in accordance With this

blocks of an FPGA for completing a built-in self-test,

procedure is very expensive. Additionally, the tests require

produce a pass/fail indication. Advantageously, the present
method is applicable to any in-circuit reprogrammable

initiating the built-in self-test, generating test patterns With
the programmable logic blocks and analyZing the resulting
response With the programmable logic blocks in order to

a signi?cant amount of time to complete and relatively

sophisticated and expensive automatic test equipment (ATE)

55

system. Further, all tests are performed at normal operating

Further, it should be appreciated that the FPGA manufac

frequencies, thus providing at-speed testing to detect any
delay faults While signi?cantly reducing the diagnostic test

turing tests presently utiliZed are not reusable for board and

system-level testing. Hence, additional developmental effort
is required in order to complete a testing procedure at the
system-level. The state of the art approach to system-level
testing of FPGAs focuses upon the development of off-line
system diagnostic routines to test the FPGAs in the system
mode of operation. The development of these routines is
costly and time consuming. This, of course, is another
signi?cant draWback to state of the art FPGA diagnostic

testing.

FPGA, such as SRAM-based FPGAs. It is also applicable to

all levels of testing including Wafer, package, board and

must be utiliZed.

times over those possible With prior art approaches.

More speci?cally describing the invention, the con?gur
ing step includes establishing a ?rst group of programmable
logic blocks in an FPGA as test pattern generators and output
65

response analyZers. The con?guring step also includes the
step of establishing a second group of programmable logic
blocks in the same FPGA as blocks under test. By repeatedly

recon?guring each block under test, each block under test is

5,991,907
3

4

completely tested in all possible modes of operation. Pseu
doexhaustive testing is used to provide maximum fault
coverage totally independent of the intended system func

present invention and together With the description serves to

explain the principles of the invention. In the draWing:
FIG. 1 is a schematical block diagram shoWing the
structure of a typical programmable logic block of a ?eld

tion of the FPGAs.

This is folloWed by the step of reversing the programming
of the ?rst and second groups of programmable logic blocks

programmable gate array (FPGA);

so that the ?rst group is established as blocks under test and

structure temporarily programmed for diagnostic testing in

FIG. 2 is a schematical block diagram illustrating a FPGA

the second group is established as test pattern generators and

accordance With the preferred embodiment of the present

output response analyZers. Then folloWs the step of repeat
edly recon?guring each block under test in the ?rst group of

invention;

10

FPGAs in order to test each such block completely in all

possible modes of operation. Since every programmable
logic block is individually tested, the present diagnostic

testing method advantageously provides in-system location
of defective devices. Such diagnostic resolution is not
alWays possible With state of the art test systems. This, of

15

course, functions to reduce repair time as Well as repair costs

by enabling one to repair or replace only those components

Reference Will noW be made in detail to the present

preferred embodiment of the invention, an example of Which
is illustrated in the accompanying draWing.

the method may alternatively include the step of con?guring

be ef?ciently and effectively used in self-testing larger

25

DETAILED DESCRIPTION OF THE
INVENTION

The method of the present invention for diagnostic testing

FPGAs.

of FPGAs Will noW be described in detail. The method may
be described as a sequence of test phases each phase

More speci?cally, When the iterative logic array con?gu
ration is used, the con?guring step includes establishing a

consisting of a series of simple steps. The ?rst of these steps
is the con?guring of the programmable logic blocks of an
FPGA for completing a built-in self-test (BIST). Next is the
initiating of the BIST. This step is then folloWed by gener

?rst group of programmable logic blocks in a FPGA as test

pattern generators, output response analyZers and helper
cells. The con?guring step further includes establishing a
second group of programmable logic blocks in the same
FPGA as blocks under test. By repeatedly recon?guring
each block under test, each block under test is completely
tested in all possible modes of operation. Pseudoexhaustive
testing is used to provide maximum fault coverage totally
independent of the intended system function of the FPGAs.

FIG. 4 is a schematical block diagram shoWing the basic
iterative logic array BIST structure of the alternate embodi
ment; and
FIGS. 5a, 5b and 5c illustrate an example of the three test
con?gurations necessary for completing BIST for an 8x8
FPGA in accordance With the alternate embodiment of the

present invention.

that are actually defective.
In accordance With another aspect of the present invention

the programmable logic blocks as an iterative logic array for
completing a built in self test. Advantageously, the iterative
logic array con?guration alloWs for the present invention to

FIG. 3 is a schematical block diagram shoWing a typical

one-dimensional, unidirectional iterative logic array;

ating test patterns With the programmable logic blocks. Next
is the analyZing of the resulting response to produce a
35

pass/fail indication. This analyZing step is also completed
With the programmable logic blocks of the FPGA being
tested. Lastly, the method may include the step of reading
the test results.

This is folloWed by the step of repeatedly rearranging the

As should be appreciated, the con?guring, initiating and

programming of the ?rst and second groups of program
mable logic blocks so that all of the programmable logic

reading steps are all performed by a test controller such as

blocks are established as blocks under test at least once.

(CPU) or a maintenance processor. Typically an ATE of a

Then folloWs the step of repeatedly recon?guring each block

type knoWn in the art is utiliZed for Wafer/package testing.

automatic test equipment (ATE), a central processing unit

under test in order to test each block under test completely

in all possible modes of operation folloWing each rearrange

Typically a CPU or maintenance processor of a type also
45

ment of programming of the ?rst and second groups of ?rst

and second logic blocks. Accordingly, it should be appreci

ated that by initially con?guring the programmable logic
blocks as an iterative logic array, every programmable logic
block is established as a block under test at least once, and
possibly more than once, for individual testing so as to

determine Which blocks may be defective.

Still other objects of the present invention Will become
apparent to those skilled in this art from the folloWing
description Wherein there is shoWn and described a preferred

embodiment of this invention, simply by Way of illustration
of one of the modes best suited to carry out the invention. As

it Will be realiZed, the invention is capable of other different
embodiments and its several details are capable of modi?

cation in various, obvious aspects all Without departing from

the invention. Accordingly, the draWings and descriptions
Will be regarded as illustrative in nature and not as restric

tive.
BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying draWing incorporated in and forming
a part of the speci?cation, illustrates several aspects of the

55

knoWn in the art is utiliZed for board/system testing. More
speci?cally, the test controller interacts With the FPGAs to
be tested to con?gure the FPGA logic. This is done by
retrieving a BIST con?guration from the con?guration stor
age of the test controller and loading it into the FPGAs.
In accordance With the con?guring scheme, the method
includes the steps of establishing a ?rst group of program
mable logic blocks as test pattern generators and output
response analyZers. Further, the method includes the step of
establishing a second group of programmable logic blocks
as blocks under test. Once the programmable logic blocks
are fully con?gured in the tWo groups, the test controller
initiates the BIST. The test strategy relies upon pseudoex
haustive testing. Accordingly, every subcircuit of the FPGA
is tested With exhaustive patterns. This results in maximal
fault coverage Without the explicit fault model assumptions
and fault simulations that must necessarily be developed
With prior art testing approaches. Of course, many FPGAs
contain RAM modules for Which exhaustive testing is
impractical. For these modules, the test controller utiliZes

65 standardiZed state of the art RAM test sequences Which are

knoWn to be exhaustive for the fault models speci?c to
RAMs.

5,991,907
6

5

sessions are required to test all of the programmable logic
blocks 10. Advantageously, it should be noted that all the
BUTs 20 are tested in parallel With this approach.

Reference is noW made to FIG. 1 showing a program

mable logic block, generally designated by reference
numeral 10. The programmable logic block 10 comprises a
memory block 12, a ?ip-?op block 14 and a combinational

Accordingly, the BIST run time is not dependent on the siZe
of the FPGA.

output logic block 16. Such a structure is, for example,
featured in the AT &T ORCA programmable function unit, in
the Xilinx XC4000 con?gurable logic block and the in
ALTERA FLEX 8000 logic element. The memory block 12

Of course, an important goal of the testing strategy is to
minimiZe the number of test sessions and thereby minimiZe

may be con?gured as RAMs or combination look-up tables

(LUTs). The ?ip ?ops in the ?ip ?op block 14 may also be
con?gured as latches although other programming options
With synchronous and asynchronous Set and Reset, Clock
Enable, etc. could be provided. Usually, the output block or
cell 16 contains multiplexers (MUX) to connect different
signal lines to the output of the programmable logic block
10. Usually this cell has no feed back loops and the ?ip ?ops
can be directly accessed by-passing the LUT (as shoWn by

the testing time and effectively reduce testing cost. An FPGA
10

15

structure are easy to control and observe. This simpli?es the

direct comparison. Such an approach is dif?cult to utiliZe in
most prior art BIST applications because of the expense
involved in storing the reference response or in generating it

p-bit state machines (Wherein p>m) in order to generate
standard RAM test sequences.
20

As noted above, different test pattern generators 18 must
be used to feed the BUTs 20. Thus the number of test pattern

generators 18 required for the BIST is equal to C Where C
25

from a copy of the circuit under test. In accordance With the

present method, hoWever, the circuits under test are identical
programmable logic blocks 10 and all that is needed is to
create the output response analyZers to compare their out

30

Unlike signature-based compression circuits used in most

?rst error is recorded.

analyZers do not suffer from the aliasing problem that occurs
35

ture. Essentially, as long as the programmable logic blocks
under test 20 being compared by the same output response

As also illustrated in FIG. 2, several output response
analyZers 22 may be implemented in the same program
mable logic block 10 depending upon the number of inde

pendent look up tables 24 in the programmable logic block.

analyZer do not fail in the same Way at the same time, no

aliasing is encountered With the comparison-based approach
40

if the blocks under test 20 are fed by the same faulty test

pattern generator the applied test Will be incomplete and a
faulty programmable logic block under test may escape

detection, this problem may be avoided by con?guring the
logic so that the different test pattern generators feed the
blocks under test 20 being compared by the same output

of the look up table 24. Thus, a mismatch disables further

comparisons by the output response analyZer 22 once the

other BIST applications, comparator-based output response

of the present invention. While it should be appreciated that

represents the number of programmable logic block outputs
that may be compressed by a single response analyZer 22.
Each output response analyZer 22 comprises a look up table
24 for comparing the corresponding output from the C BUTs
and a ?ip ?op 26 to record the ?rst mismatch. As shoWn in
FIG. 2 the feedback from the ?ip ?op 26 is output to an input

puts.

When some faulty circuits produce the good circuit signa

supply exhaustive test patterns to the m-input BUTs 20 in
most of the test con?gurations. Since the programmable
logic block 10 has more inputs than outputs, several pro
grammable logic blocks are required to construct a single
m-bit counter. Of course, When the memory block 12 is
con?gured as RAM, the test pattern generators 18 Work as

the dashed line in draWing FIG. 1). Advantageously, the
inputs and outputs of every subcircuit in this type of simple

pseudoexhaustive testing of the cell.
Advantageously, the present testing method is particularly
adapted to perform output response analysis by means of

con?gured for a test session is illustrated in FIG. 2. The test
pattern generators 18 Work as binary counters in order to

45

The look up tables 24 are considered to be independent if
their set of inputs are disjoint in at least one programmable
logic block con?guration. Each one of the C test pattern
generators 18 drives a group of n BUTs. Each BUT has

m-inputs and O-outputs. The C><n><O outputs from the BUTs
are compared by O groups of n output response analyZers 22
With each output response analyZer monitoring C outputs
and the ith group of output response analyZers receiving the
ith output from n BUTs.

response analyZer. Further, all test pattern generators must

For example in the ORCA programmable logic block

be synchroniZed to generate the same test pattern at the same

there are tWo independent look up tables With each of those

time.

Based upon the above described approach, the con?gur
ing step outlined above includes establishing a ?rst group of
programmable logic blocks 10 as exhaustive test pattern
generators 18 and comparison-based output response ana

50

and, accordingly, C must be set to be equal to 4. Since each

programmable logic block has m=18 inputs, the number of
?ip ?ops required for a test pattern generator to generate

lyZers 22. Additionally, the con?guring step includes estab
lishing a second group of programmable logic blocks 10 as
blocks under test (BUTs) 20. Further, the method includes

look up tables having 5 inputs. Of course, the feedback
connection from the ?ip ?op occupies one of these inputs

exhaustive test patterns is also 18. Since there are f=4 ?ip
55

?ops in the programmable logic block, ?ve programmable
logic blocks are required for an exhaustive test pattern

the steps of repeatedly recon?guring each BUT 20 in order

generator. In contrast only four programmable logic blocks

to test each BUT in all modes of operation. Accordingly, a

Would be required for the test pattern generator used for
RAM mode testing. Further, it should be appreciated that
there are O=5 outputs from each programmable logic block
that must be compared by the output response analyZers 22.
This data is summariZed in the folloWing table and com
pared to the XILINX 4000 and ALTERA FLEX 8000 Series

test session may be de?ned as a sequence of test phases or

con?gurations that completely tests the BUTs 20. Once the
BUTs 20 have been exhaustively tested the roles of the
programmable logic blocks 10 are changed, that is: the
programming of the ?rst and second groups of program
mable logic blocks 10 is reversed so that the ?rst group is

60

FPGAs. Using this approach, most commercially available

established as BUTs 20 and the second group is established 65 FPGAs have been found to be completely tested in tWo test

as test pattern generators 18 and output response analyZers
22. It should therefore be appreciated that at least tWo test

sessions. It should be appreciated, hoWever, that some of the
smaller FPGAs require three test sessions.

5,991,907
8
system function). The con?guration data was downloaded
TABLE 1

via a standard PC port and cable to a printed circuit board

FPGA Architectural Parameters

containing a FPGA (AT&T optimized recon?gurable cell
array—ORCA—2C Series). We designated the BIST con

Parameter

Resource

ORCA

XILINX
4000

ALTERA
8000

C

Comparisons/

4

3

4

5

5

3

?gurations in the same manner as a system function with the

exception being that the intended function in this case was
a self-test of the FPGA circuitry. Once the BIST con?gura
tion data had been obtained via the FPGA vendor software

LUT

O

Outputs/

L

PLB
LUTs/PLB

2

2

1

FFs/I'PG =

18

12

10

4

2

1

m

(we used the AT&T ORCA development system—ODS), the
10

BIST con?gurations were downloaded into the FPGA in
order to test the FPGA on the printed circuit board.

Inputs/PLB
f

FFs/PLB

EXAMPLE 3

In this example, the con?gurations needed for a complete
15

The following examples are presented to further illustrate
the present invention:

While pseudoexhaustive testing does not require fault
simulation, we used the fault simulator to evaluate the fault

EXAMPLE 1

FPGAs were programmed for the normal functions

BIST session are described and results regarding fault
coverage, test-time and memory requirements are presented.

20

intended for the FPGAs during system operation. Program
ming of the FPGAs was accomplished by downloading the
con?guration databits (which con?gured the FPGAs for the
intended system functions) from hard disk storage media

coverage contained in the different phases of the BIST
session in accordance with the method of the present inven
tion. First we developed a complete gate-level model for the

ORCA programmable logic block, including the program
mable logic block con?guration BIST which was repre
sented as a primary input whose values were “frozen” during
each phase. This allowed us to also simulate the stuck-at

under the direction of a microprocessor of a central process 25
ing unit. System diagnostics were then run to test the system
faults effecting the con?guration BISTs. The exhaustive
for faults. Using the same mechanism as that used to
testing of each of the three modules (look up tables, ?ip ?ops
download the intended system functions into the FPGAs,
and output multiplexer) were used to determine undetectable
each BIST con?guration was downloaded into the FPGAs in
faults (3 faults in the look up tables and 4 faults in the ?ip
30
turn. Since the BIST con?gurations are generic, the same
?ops) which were removed from the fault list. A total of

con?guration is loaded into all FPGAs regardless of the
intended system function.
Once con?gured, the operation of the BIST functions
programmed by the FPGAs was initiated into the same
controlling function as that which controlled the download

2224 collapsed stuck-at-gate-level faults were left in the

35

ing and, upon completion of the BIST sequence, the results
of the BIST was retrieved from the FPGAs by the controller
for determination of the fault free/faulty or pass/fail status of
each FPGA under the given BIST sequence. The next BIST
con?guration was then downloaded, initiated and results

40

were retrieved. The process was continued until all BIST

con?gurations were downloaded and executed.

programmable logic block, consisting of 1538 faults in the
look up tables, 440 faults in the flip flops and 246 faults in
the output multiplexer.
A total of 9 con?gurations were developed to completely
test each programmable logic block. These 9 phases which
comprised a complete programmable logic block BIST
session are described in more detail below. The fault simu
lation results are summarized in Table 2 in terms of the
number of new faults detected in each phase for each of the
3 modules, a cumulative number of total faults detected and
the obtained fault coverage.

Any failing BIST sequence produced by a given FPGA
indicated the existence of one or more faults in that FPGA. 45

TABLE 2

At that point in time, any printed circuit board containing a
faulty FPGA was replaced and repaired or, if suf?cient

PLB Fault Simulation Results

diagnostic information was obtained from the BIST
sequence to facilitate the identi?cation and location of the

fault in the FPGA, the intended system function for that

Phase
50

FPGA was remapped onto the FPGA so that the faulty

circuitry was not used in the system function. Following

testing and necessary repair, the intended system functions
were reloaded into the FPGAs. This was done via the

downloading mechanism and the system was brought back
into service.

55

EXAMPLE 2

A similar approach to that disclosed in Example 1 was
used to simulate FPGAmanufacturing tests where the device
level test machine controlled the downloading of the BIST
sequence, initiated the BIST sequence and then retrieved the

1457
60
16
5
0
0
0
0
0

FFs

MUX

Total

Coverage

0
0
0
0
234
72
60
40
34

54
30
28
25
25
33
30
15
6

1511
1601
1645
1675
1934
2039
2129
2184
2224

67.9%
72.0%
74.0%
75.3%
87.0%
91.7%
95.7%
98.2%
100%

As should be appreciated from reviewing Table 2, the ?rst
4 phases provided a complete test for the look up tables
while the following 5 phases detected all the faults in the ?ip
?ops. Of course, all 9 phases were required to detect all the
faults in the output multiplexer. The 9 con?gurations may be

65

described in terms of the modes set for each of the three
modules. An ORCA output uses a 9-to-1 multiplexer to
select any one of the 4 look up table outputs or 4 ?ip-?op

running commercial FPGA vendor software for converting a
bits needed to program the FPGA for the intended system
function (we used a traf?c light controller as an example

1
2
3
4
5
6
7
8
9

LUTs

Fault

60

BIST results. In our research laboratory, we utilized a PC

digital design de?ned by the designer to the con?guration

No.

Number of Faults Detected

5,991,907
9

10

outputs as Well as the carry out from the look up tables in the

the 9 BIST con?gurations and the “normal” con?guration

fast adder mode of operation (a mode of operation With

needed to be restored after board or system test. DoWnload
time for the ORCA 1 C Series FPGAs varies from 2—35

dedicated look-ahead-carry circuitry available in the more
recent FPGA look up table architectures). This 9-to-1 mul

msec per con?guration depending upon the type of interface
betWeen the con?guration storage media and the FPGA. The
execution time for the BIST sequence is approximately 15

tiplexer establishes the number of con?gurations (9) needed
to completely test the output multiplexer block.
There Were 4 distinct modes of operation for the ORCA
look up tables. These Were RAM, fast adder, look up
table-based logic functions of 5 variables and look up
table-based logic functions of 4 variables. These 4 modes of

msec at a 10 MHZ clock rate. This results in approximately

1 second of testing time required to completely test all the
programmable logic blocks. Of course, if these requirements
10

operation Were tested during the ?rst 4 phases of the
programmable logic block BIST as summariZed in Table 3.

very feW neW faults or Which represent modes of operation

not used in the system for Which the FPGA being tested is

applied.

TABLE 3
15

PLB BIST Con?gurations

FF

FF/
Latch

Set/
Reset

Clock

Clock
Enable

Data
Select

LUT
Mode

PLB
Pins

1

—

2

—

—

—

—

—

RAM

13

—

—

—

—

Fast

14

testing. That is, for every con?guration, instead of applying
exhaustive patterns to all the inputs and observing all the
outputs of a BUT, exhaustive patterns Were only applied to
those inputs and observed only from those outputs that Were

Adder

actually used in that phase.

3

—

—

—

—

—

5-Var.

14

4

—

—

—

—

—

4-Var.

14

5

FF

Async

Fall

Active

LUT

4- Var.

13

Set

Edge

LoW

Output

6

FF

Async

Rise

Active

PLB

4- Var.

13

Reset

Edge

High

Input

Sync
Set
Sync

Active
LoW
Active

Active
LoW
Active

LUT
Output
PLB

4- Var.

13

4- Var.

13

Reset

High

High

Input

Rise

Active

Dyn.

4-Var.

13

Edge

LoW

Select

7

Latch

8

Latch

9

FF

—

During testing it Was found that in some instances, the
routing resources of the FPGA Were not sufficient to alloW

the routing of all test pattern generator outputs to BUTs and
all BUT outputs to output response analyZers. This problem
Was relatively easily overcame, hoWever, by alloWing a
small deviation from the principal of pseudoexhaustive

FF/Latch Modes and Options
Phase
No.

are too restrictive for system level testing, the test time could

be reduced by removing some con?gurations Which detect

25

bits, the BIST con?gurations may be successfully routed in
35

During the RAM mode con?guration the test pattern

identifying a particular faulty programmable logic block Was
lost. The advantage, hoWever, Was that the programmable
logic blocks implementing the OR logic could be placed

sequence While the test pattern generators for all the other
phases Were con?gured as binary counters. Once the look up

tables had been tested in the RAM mode, the remaining
BIST phases relied on chessboard patterns stored in the look
up tables to insure all possible patterns at the look up table

near the output response analyZers from Which they receive

input signals. This advantageously reduced the routing con
gestion near the perimeter of the array Where many output

outputs.

response analyZer outputs Would otherWise be for routing

The ?ip ?op module had a number of optional modes of

resources in order to reach the BS chain.
45

In accordance With a further aspect of the present

invention, an alternate method is provided for performing

clock enable With choice of active level, (4) choice of preset
or clear, (5) synchronous or asynchronous preset/clear acti
vation With choice of active level and (6) selection of data

diagnostic testing of FPGAs. Particularly, the alternate
method is preferably employed and is Well suited for FPGAs
of increasing siZe. The alternate method provides for com
pleting a built in self-test for FPGAs of increased siZe by
con?guring the FPGA as a group of iterative logic arrays.
In accordance With the con?guring scheme, the method

from the look up table output or directly from the program

mable logic block inputs. The number of possible combi
nations of these options Was too large to be considered.
HoWever, We determined from fault simulating the gate

includes the broad step of con?guring programmable logic

level programmable logic block model that ?ve con?gura
tions are suf?cient to completely test the ?ip ?op module.
These are the last 5 phases summariZed in Table 3.
It Was also found that the ORCA could be put through
pseudoexhaustive testing in only tWo test sessions. Atotal of
18 con?gurations Was all that Was required to completely

the FPGA even though additional logic resources are

required for the OR logic. One disadvantage of this approach
Was that some fault diagnostic capability With respect to

generators Were con?gured to generate a standard RAM test

operation, including: (1) choice of ?ip ?op or latch, (2)
choice of active clock edge (or level for latches), (3) optional

Further, it should be noted that the output response
analyZer results must be brought out of the FPGA for
determining the faulty fault-free status of the FPGA. The
boundary scan (BS) circuitry in the I/O buffers offers the
best approach for this task. In some FPGAs, hoWever, When
all output response analyZer outputs are routed to the BS
chain, the routing resources in the perimeter of the FPGA
become exhausted. It Was found, hoWever, that by ORing the
output results from the output response analyZers into feWer

blocks as iterative logic arrays. The method also includes the
55

test all the programmable logic blocks. These 18 con?gu
rations compare favorably With the 32 con?gurations cur
rently used for a state of the art ORCA manufacturing test.

steps of establishing a ?rst group of programmable logic
blocks as test pattern generators, output response analyZers
and helper cells. Further, the method includes the step of
establishing a second group of programmable logic blocks
as blocks under test. Once the programmable logic blocks
are fully con?gured into tWo groups, the test controller
initiates the BIST. The test strategy, similar to the preferred

method, relies upon pseudoexhaustive testing. Accordingly,

Unlike the BIST run-time, the con?guration memory

every sub circuit of the FPGA is tested With exhaustive
patterns. This results in maximal fault coverage Without the

requirements and the con?guration doWnload time depended
(the AT&T 1C09), approximately 16 Kbytes of storage Were

explicit fault model assumptions and fault simulations that
must necessarily be developed With prior art testing

needed per con?guration. This means about 160 Kbytes for

approaches.

on the siZe of the FPGA. For the largest 1 C Series ORCA

65

5,991,907
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12
enable signals that account for the delay through the array of
BUTs 59 When con?gured in sequential modes of operation.

Reference is noW made to FIG. 3 showing an iterative

logic array, generally designated by reference numeral 50.
The iterative logic array consists of identical logic cells 52
connected in a regular pattern. FIG. 3 speci?cally illustrates

Unlike in FIG. 2, Where the outputs from all BUTs 20 are
compared, the alternate method takes advantage of the error
propagation through the iterative logic arrays 54 and com
pares only the last BUTs 59 in every pair of iterative logic
arrays; this reduces the number of BUTs 59 Whose O outputs

a one dimensional unidirectional iterative logic array.

The regular structure of an iterative logic array 50 is
attractive because most of its inter-cell communication is

“local”, ie between adjacent cells 52. Iterative logic array

testing exploits this inter-cell communication by using the
output responses of one cell as (part of) the input test
patterns to the adjacent cell(s). Since an FPGA is structured
as an array of programmable logic blocks, it could be

10

naturally vieWed as a 2-dimensional iterative logic array or

as N l-dimensional iterative logic arrays. HoWever, the main
problem in con?guring an FPGA as an iterative logic array
Where every programmable logic block is a cell, is that a

programmable logic block does not have enough outputs to
drive the inputs of a neighboring programmable logic block.
In general, the number of inputs m of a programmable logic
block is larger than its output count O; for example, for an

ORCA programmable logic block, m=18 (Without counting

ers 55 reduces the number of outputs to route to the

boundary-scan cells, Which decreases the routing congestion
15

at the periphery of the chip and avoids the need to further

compress output response analyZer outputs via logical OR
functions.
20

Advantageously, it should be appreciated that the iterative
logic array-based BIST architecture 54 reduces the routing
complexity from a quadratic to a linear function of the siZe

of the FPGA. Also, position assignments for the placement
of the programmable logic blocks used for test pattern
generator 57, BUT 59, output response analyZer 55, and

the clock) and O=5, While a Xilinx 4000 has m=12 and O=5.
Assuming that O inputs of a cell come from the O outputs

of the preceding cell, the missing m-O inputs could be
provided by the test pattern generator, but this Would again
introduce a large number of signals requiring global routing.

feed output response analyZers from NZ/k to N/2.
The alternate method also requires considerably feWer
output response analyZers 55. For iterative logic arrays,
there is needed N/4 comparators, each comparing tWo
groups of O outputs. Having feWer output response analyZ

25

helper cell 56 functions are straightforWard, so that success

ful routing of all con?gurations can be ensured.
During one test session, the BUTs 59 are tested in their
various modes of operation. Then it is necessary to sWap the

An additional problem is that in certain con?gurations, some
cell outputs are dif?cult to observe through the iterative logic

herein is to use some programmable logic blocks as helpers,

functions of the non-BUT programmable logic blocks (used
for test pattern generators, helpers, and output response
analyZers) With BUTs, so that every programmable logic

i.e. auxiliary cells Whose goals are to generate “locally” the

block Will be a BUT 59 at least in one con?guration. This

missing inputs and to provide separate propagation paths for

goal is achieved, for example, by the three con?gurations

array, While observing them directly Would result in routing
congestion. The approach of the alternate method provided

BUT output responses Which cannot be used as input pat
terns to the next BUT in the iterative logic array.
Reference is noW made to FIG. 4 shoWing the basic
architecture of an iterative logic array 54 With helper cells
56. Every iterative logic array cell 58 consists of tWo

programmable logic blocks—a BUT 59 and a helper 56.
Only the BUT 59 receives exhaustive patterns. Although
some portion of the helper 56 programmable logic block
may also be tested alongside the BUT 59, it Will be fully
tested in a different session, When it Will be con?gured as the
BUT. The helper 56a in the last cell 58a is not alWays needed
and may be used for other purposes.
In the alternate method of BIST for a FPGA, the iterative

logic array 54 of FIG. 4 is repeated N/2 times. Unlike in FIG.
2, Where the test pattern generator 18 patterns are distributed
to every BUT 20, here the test pattern generator 57 feeds
only the ?rst BUT 59 in every iterative logic array. If k is the
number of test sessions needed to completely test all the

30

35

patterns is horiZontal in the ?rst tWo test sessions, FIGS. 5a
and 5b, and vertical in the last test session, FIG. 5c. Every
40

45

tions during the ?rst tWo test sessions) Will be tested during
the ?nal test session. Note that in the ?nal session, FIG. 5c,
the length of the iterative logic arrays is increased by tWo
BUTs in order to test the corner programmable logic blocks.
There may be only one test pattern generator 57 block
used as fanout drivers to reduce routing congestion. Under

a single faulty programmable logic block assumption, a fault
in the test pattern generator 57 Would not yield a failing
indication at the outputs of any of the output response
analyZers 55. HoWever, the fault Will be detected When
55

programmable logic blocks comprising the test pattern gen
erator 57 become BUTs 59 during the last test session. An
alternative approach is to implement tWo test pattern gen
erators so that the tWo iterative logic arrays being compared

by a given output response analyZer are driven by different
60

test pattern generators. In this Way, a fault in one of the test

pattern generators Would yield a failing indication at the
outputs of all of the output response analyZers.
It should be appreciated that any FPGA is completely
tested With three sessions, independent of its siZe.

the same With local routing resources Which could also

prevent successful routing. The helper cells 56 can be used
to obtain a balanced use of local and global routing segments
to avoid these routing limitations. Helper cells may also
interface to the output response analyZer 55 to provide

tested in the ?rst tWo test sessions, While the boundary

With the remaining programmable logic blocks in its column
50

the number of BUTs 58 receiving m test pattern generator 57

A limited number of signals from the test pattern genera
tor 57 (typically control lines) are still globally distributed to
all BUTs 59. The programmable routing netWorks of most
FPGAs contain a combination of local and global routing
resources. Just as the preferred method of BIST placed
considerable demands on the global routing resources, the
alternate iterative logic array-based BIST method could do

programmable logic block in the middle of the FPGA is fully

programmable logic blocks (used to implement the test
pattern generator 57 and output response analyZer 55 func

programmable logic blocks using the architecture in FIG. 2,
then the iterative logic array-based architecture 54 reduces
outputs from NZ/k to N/2.

illustrated in FIGS. 5a, 5b and SC for an FPGA having four
iterative logic arrays of length six and tWo output response
analyZers. The output response analyZers 55 compare the
outputs of pairs of iterative logic arrays. The How of test
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In summary, numerous bene?ts result from employing the

concepts of the present invention. As should be appreciated,
and noted from the above description, the present method

5,991,907
14

13
takes advantage of the reprogrammability of the FPGAs,
recon?guring the FPGAs to test themselves only during

con?guring said programmable logic blocks as an itera
tive logic array including establishing a ?rst group of
said blocks as test pattern generators, output response
analyZers and helper cells for completing a built-in self

off-line testing. As a result, there is no need to provide

testability hardWare in the design of the FPGA. Accordingly,
all logic resources in the FPGA are available for system

test Without adding area overhead to the ?eld program

functionality.

mable gate array or any circuit implemented therein;

initiating said built-in self-test;

In addition, hardWare design and diagnostic softWare
development intervals may be reduced since the FPGA BIST
approach is generic and is applicable to all the SRAM based
FPGAs in the system. Since the test sequences are generic
and they are the function of the FPGA architecture and not
a function of What is programmed into the FPGA, this
technique may also be used for manufacturing test from
Wafer level through package and board level to unit and

system level testing. Advantageously, loWer-cost automatic

generating test patterns With said test pattern generators;
10

15

recon?guring each block under test in order to test each

test equipment may be utiliZed for purposes of device and

block under test completely in all possible modes of opera
tion.
4. The method set forth in claim 3, including repeatedly
rearranging programming of said ?rst and second groups of
said programmable logic blocks so that all of said program

package level testing. Further, it should be appreciated that
the BIST con?gurations developed also test the portion of
the programming interface of the FPGA that is associated

With the programmable logic blocks. The eXception is the
programming read-back circuitry that may be tested by
simply reading back each con?guration after it has been
programmed. Advantageously, the BIST con?gurations also
tests a large portion of the programmable interconnection
netWork.

mable logic blocks are established as blocks under test at
least once.

5. The method set forth in claim 4, including repeatedly
25

an alternative embodiment of the invention has been pre

groups of said programmable logic blocks.

sented for purposes of illustration and description. It is not

6. The method set
reading results of said
7. The method set
reading results of said

intended to be exhaustive or to limit the invention to the

precise form disclosed. Obvious modi?cations or variations

are possible in light of the above teachings. The embodi
ments Were chosen and described to provide the best illus

contemplated. All such modi?cations and variations are
Within the scope of the invention as determined by the

appended claims When interpreted in accordance With the
breadth to Which they are fairly, legally and equitably
entitled.
We claim:
1. A method of testing a ?eld programmable gate array

including a plurality of programmable logic blocks, com
prising the steps of:

forth in claim 1, further including
built-in self-test.
forth in claim 5, further including
built-in self-test.

8. The method set forth in claim 1, Wherein said test

tration of the principles of the invention and its practical
various modi?cations as are suited to the particular use

recon?guring each block under test in order to test each

block under test completely in all possible modes of opera
tion folloWing each rearrangement of said ?rst and second

The foregoing description of a preferred embodiment and

application to thereby enable one of ordinary skill in the art
to utiliZe the invention in various embodiments and With

and
analyZing a resulting response With said output response
analyZers in order to produce a pass/fail indication.
2. The method set forth in claim 1, Wherein said con?g
uring further includes establishing a second group of said
programmable logic blocks as blocks under test.
3. The method set forth in claim 2, including repeatedly

35

patterns being generated are eXhaustive.
9. A?eld programmable gate array including a plurality of

programmable logic blocks con?gured to comprise:
a test pattern generator;

an output response analyZer;
a helper cell;
a plurality of blocks under test;
a memory for storing test patterns and con?gurations to

provide exhaustive testing of each block under test; and
an iterative logic array for completing a built-in self-test.
*

*

*

*

*

